PATENT COOPERATION TREATY

PCT

Translation INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY (Chapter II of the Patent Cooperation Treaty)

(PCT Article 36 and Rule 70)

••	s or agent's file reference 474 PCT	FOR FURTHER A	CTION	See Form PCT/IPEA/416					
		International filing da	ite (day/month/year)	Priority date (day/month/year)					
	PCT/DE2004/001147 04.06.20			23.06.2003					
International Patent Classification (IPC) or national classification and IPC									
Applicant									
INFINEON TECHNOLOGIES AG									
	This report is the international under Article 35 and transmitte			nternational Preliminary Examining Authority					
2. 7	0								
3.	This report is also accompanied	by ANNEXES, comprising:							
	a. (sent to the applica	nt and to the International Bu	ureau) a total of 1	sheets, as follows:					
	sheets of the o	lescription, claims and/or dra	wings which have been a	mended and are the basis for this report and/or					
	sheets contain Instructions).	ing rectifications authorized	by this Authority (see Rul	le 70.16 and Section 607 of the Administrative					
				siders contain an amendment that goes beyond in item 4 of Box No. I and the Supplemental					
	Box.	in the international applicat	ion as meu, as mureace	III IICII 4 OI DOX IVO. I and the Supplemental					
	b. (sent to the Interna-	tional Bureau only) a total of	(indicate type and number	r of electronic carrier(s))					
				, containing a sequence listing and/or tables					
	related thereto, in con	nputer readable form only, a	as indicated in the Supple	mental Box Relating to Sequence Listing (see					
		ministrative Instructions).							
4.	This report contains indications	relating to the following iter	ms:						
	Box No. I Basis	of the report							
[Box No. II Prior	ity							
[Box No. III Non-	establishment of opinion with	regard to novelty, inventi	ive step and industrial applicability					
[Box No. IV Lack	of unity of invention							
ו	Box No. V Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement								
[Box No. VI Certa	in documents cited							
[Box No. VII Certa	in defects in the international	l application						
l (Box No. VIII Certain observations on the international application								
Date of su	ibmission of the demand		Date of completion of thi	is report					
Date of submission of the demand			Date of completion co	is report					
Name and mailing address of the IPEA/EP			Authorized officer						
, and the second									
Faccimile No.			Telephone No						

International application No.
PCT/DE2004/001147

Вох	No. I	Basis of the report						
1.		regard to the language, this report is based on t	he international application in the language in	which it was filed, unless otherwise				
	This report is based on translations from the original language into the following language which is the language of a translation furnished for the purposes of:							
		international search (Rule 12.3 and 23.10	b))					
		publication of the international application						
		international preliminary examination (R		The state of the state of				
2.	recei	regard to the elements of the international app ving Office in response to an invitation under a report): the international application as originally filed/ the description:	Article 14 are referred to in this report as "o	meets which have been Jurnished to the riginally filed" and are not annexed to				
		pages 1-15		as originally filed/furnished				
			received by this Authority on					
			received by this Authority on					
	\boxtimes	the claims:						
	¥¥	nos. 2-13		as originally filed/furnished				
			as amended (togethe					
		· · · · · · · · · · · · · · · · · · ·	received by this Authority on	04.04.2005 with letter				
								
	M	nos.*	received by this Additionty on	·				
		the drawings:						
			received by this Authority on					
			received by this Authority on					
		a sequence listing and/or any related table(s) -	see Supplemental Box Relating to Sequence L	isting.				
3.	Ш	The amendments have resulted in the cancellate	tion of:					
		the description, pages		-				
		the claims, nos.						
		the drawings, sheets/figs		-				
		the sequence listing (specify):						
		any table(s) related to sequence listing (s	specify):					
4.		This report has been established as if (some of they have been considered to go beyond the di	of) the amendments annexed to this report and sclosure as filed, as indicated in the Supplementary	d listed below had not been made, since ntal Box (Rule 70.2(c)).				
		the description, pages						
		the claims, nos.						
		the drawings, sheets/figs						
		any table(s) related to sequence listing (s						
	If ite	em 4 applies, some or all of those sheets may be						

International application No.
PCT/DE2004/001147

Box	No. V Reasoned statemen citations and expla	t under Ar nations sup	ticle 35(2) with regard to novelty, inventive step or industrial applicability; porting such statement	
1.	Statement			
	Novelty (N)	Claims	1-13	YES
		Claims		NO
	Inventive step (IS)	Claims	1-13	YES
		Claims		NO
	Industrial applicability (IA)	Claims	1-13	YES
		Claims		NO
l				

2. Citations and explanations (Rule 70.7)

I. Claims 1-9:

- EP-A-0 611 129 (D1) describes (see column 5, line 1. 37 to column 10, line 27, column 13, lines 25-41, and figures 1(a)-2(b) and 6(a)) a semiconductor component having the following features: a semiconductor chip (14) with an active area and contact surfaces (15) on an active upper face, a plastics plate (24) into which the semiconductor chip (14) with its rear face and its edge faces is embedded, wherein, together with the upper face of the plastics plate (24), the active upper face of the semiconductor chip (14) forms a planar overall upper face, and a reassignment layer (26) with a reassignment pattern (32) supported on the planar overall upper face, flat reassignment lines from the contact surfaces (15) to contact surfaces outside the semiconductor chip (14) being formed in said reassignment pattern.
- 2. The subject matter of claim 1 differs therefrom in that the semiconductor chip is a sensor chip with a sensor area and electrodes associated therewith,

International application No.
PCT/DE2004/001147

Box No. V

Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

on the active upper face of which, as well as contact surfaces, printed conductors are also arranged which connect the contact surfaces and electrodes, and in that the upper faces of the contact surfaces (15), together with the upper face of the semiconductor chip and the upper face of the plastics plate, form the planar overall upper face.

- 3. WO-A-01/17033 (D2) describes (see page 7, line 10 to page 11, line 10 and figures 3-4D) a sensor component having the following features: a sensor chip (20) with a sensor area (22), contact surfaces (24) on the active upper face of the sensor chip (20), wherein the contact surfaces and electrodes of the sensor area must be electrically interconnected, a plastics plate (48) into which the sensor chip (20) with its rear face and its edge faces is embedded, wherein the active upper face of the sensor chip (20) forms, with an upper face of the plastics plate (48), an overall upper face, and a reassignment layer (42) with a reassignment pattern which has reassignment lines (42) from the contact surfaces (24) to external contact surfaces (36) of the sensor component. The reassignment layer is not arranged on the overall upper face.
 - 4. A person skilled in the art wishing to encapsulate a sensor chip knows on the basis of general technical knowledge that the sensor area must be accessible to the signals to be received: that is,

International application No.
PCT/DE2004/001147

Box No. V

Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

in the case of electromagnetic radiation, an absorbing layer must not be provided on the sensor area. In the sensor component described in D2 the sensor area is exposed, whereas a wiring layer covering the sensor area, as in D1, would not permit the detection of electromagnetic signals. Therefore, on the basis of general technical knowledge a person skilled in the art would provide an aperture in a reassignment layer formed according to the teaching of D1. Since the connections in a sensor chip such as that described in D2 are also not arranged on the sensor area, the teaching of D1 can be readily adapted to a sensor chip.

- faces of the contact surfaces also form a planar upper face with the upper face of the semiconductor chip. It is evident from D1 that the contact surfaces are pressed into the adhesive layer, whereas D2 does not describe a planar upper face. Raised contacts on the sensor chip are likewise present in the sensor arrangement shown in D2. A person skilled in the art would therefore receive no inducement to consider a completely flat overall upper face an essential feature. The reasoning advanced by the applicant in the letter of 4 April 2005 can therefore be accepted in respect of the amended claim 1.
 - 6. It follows from the above that claim 1 appears to meet the requirements of PCT Article 33(2) and

International application No.
PCT/DE2004/001147

Box No. V Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

(3).

7. Dependent claims 2-9 contain all the features of claim 1. Since claim 1 appears to meet the requirements of PCT Article 33(2) and (3), claims 2-9 appear likewise to meet these requirements.

II. Claims 10-13

- D1 describes a process in which an adhesive film 1. (12) is inserted into a first moulding tool half, wherein component positions can readily be arranged in rows and columns, semiconductor chips (14) are applied to the component positions by gluing the active upper faces of the chips to the adhesive face (12a) of the adhesive film (12), the moulding tool halves are brought together and a plastics material (24) is injected into the mould while one face of the semiconductor chip (14) is embedded, the plastics material is cured to give a connection plate (24) of plastics material with semiconductor chips and a reassignment layer (26) is applied to the overall upper face of the connection plate.
 - 2. The subject matter of claim 10 differs therefrom in that fabrication of the semiconductor chip from a wafer is described, the semiconductor chips are sensor chips with a sensor area and contact surfaces and the adhesive film is not removed before application of the reassignment layer.

International application No.
PCT/DE2004/001147

Box No. V Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

- 3. Whereas the fabrication of semiconductor chips from a wafer is part of general technical knowledge, D2 indicates to a person skilled in the art how sensor chips are encapsulated. Further, the discussion of the amended claim 1 (I.5 above) shows that the adhesive layer plays an important part in fabricating the semiconductor component as per D1. Therefore, the view that a person skilled in the art would simply remove this adhesive layer is not sustainable and the argument to this effect expressed by the applicant in the letter of 4 April 2005 is accepted.
 - 4. Consequently, claim 10 also appears to meet the requirements of PCT Article 33(2) and (3).
 - 5. Dependent claims 11-13 comprise all the features of claim 10. Since claim 10 appears to meet the requirements of PCT Article 33(2) and (3), claims 11-13 appear likewise to meet these requirements.

International application No.
PCT/DE2004/001147

Box No. VII Certain defects in the international application

The following defects in the form or contents of the international application have been noted:

- 1. Independent claims 1 and 10 have not been drafted in the two-part form defined by PCT Rule 6.3(b). However, in the present case the two-part form would appear to be appropriate. Accordingly, the features known in combination from the prior art (D1) should have been placed in the preamble (PCT Rule 6.3(b)(i)) and the remaining features specified in the characterizing part (PCT Rule 6.3(b)(ii)). Contrary to the opinion expressed by the applicant in the letter of 4 April 2005, the characterizing part should have specified that the semiconductor chip is a sensor, thereby delimiting the claim over D1.
- 2. Contrary to PCT Rule 5.1(a)(ii), the description does not cite D1-D2 or indicate the relevant prior art disclosed therein.

Form PCT/IPEA/409 (Box No. VII) (January 2004)